We describe important considerations to create top-down fabricated planar quantum dots in silicon, often not discussed in detail in literature. The subtle interplay between intrinsic material properties, interfaces and fabrication processes plays a crucial role in the formation of electrostatically defined quantum dots. Processes such as oxidation, physical vapor deposition and atomic-layer deposition must be tailored in order to prevent unwanted side effects such as defects, disorder and dewetting. In two directly related manuscripts written in parallel we use techniques described in this work to create depletion-mode quantum dots in intrinsic silicon, and low-disorder silicon quantum dots defined with palladium gates. While we discuss three different planar gate structures, the general principles also apply to 0D and 1D systems, such as self-assembled islands and nanowires. 1 arXiv:1709.08866v3 [cond-mat.mes-hall] 
Dealing with the fragility of the quantum coherent state is one of the key issues on the road to meet the limits posited by quantum computation schemes 1 . It is the coupling of quantum states to states in an unknown environment which is the driver for decoherence. The properties of the environment therefore dictate the performance of a quantum bit (qubit).
Creating qubits in the solid state means that the environment consists of many different materials and structures used in device construction. Quantum dots have been created by confining carriers in e.g. AlGaAs/GaAs 2 or Si/SiGe heterostructures 3 , to dopant atoms in a host material, in SiGe nanohuts 4 , Si and Si/Ge nanowires 5, 6 , etched mesas on silicon-oninsulator 7 , and planar MOS structures 8 . The intrinsic properties of these (material) systems
give rise to interactions detrimental to qubit creation and readout.
The hyperfine interaction of nuclear spins in the host material and the qubit is one such effect. The non-zero-spin isotopes in a material create a nuclear-spin-bath and cause decoherence of the quantum state. This is the motivation for the use of isotopically purified silicon as a host material for spin qubits 9, 10 . The purified silicon, now containing predominantly 28 Si, results in a zero-nuclear-spin isotope system, and eliminates the fluctuations in the spin bath, which are detrimental.
Field noise, such as charge-and spin-noise 11 can also influence the lifetime of the quantum state. One strategy to deal with these fluctuations is to tune the quantum dots to certain regimes in phase space where the energy levels of interest are insensitive to these fields. This can happen in the clock transition of Bi dopants in Si 12 , by dressing qubits and tuning them appropriately 13 , or for hybrid quantum dots. 14 Another effect that can influence quantum states are fluctuations in the electrochemical potential at longer timescales. These have been shown to occur due to charge offsets fluctuating over time in glassy media and their intrinsic two-level systems (TLS).
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Finally, unintentional quantum dots, charge traps, or charge defects can influence a desired quantum state. This class of effects can manifest when the scale of the wave function of the charge carriers involved is equal to the scale of (unintended) features or variations in the structure. In silicon, the electrons have a larger transverse effective mass (m * t = 0.19m 0 ) as compared to e.g. the electrons in GaAs (m * = 0.067m 0 ). The electrons in silicon therefore have a smaller wave packet. Smaller features in the structure or atomic scale defects can thus play a more significant role.
The definition and the quality of the quantum state is not only determined by the host 2 material in which the quantum state mostly resides. The entire heterostructure interacts with the quantum state through various effects. Therefore, great care must be taken in the creation of the heterostructure and materials, in order to realize an ideal quantum dot.
We focus here exclusively on considerations as they pertain to quantum computation in a planar silicon quantum dot structure, but the mechanisms found do not exclusively pertain to this particular device type. Many of the identified issues come about during fabrication or find their origin in fundamental material properties and are thus applicable over a wide range of structures made in the solid state. Also, this article is strictly limited to planar quantum dots fabricated for electron transport experiments and does not cover quantum dots made for optical spectroscopy measurements. Optical spectroscopy on quantum dots and ensembles of dopants is a very active field; see, for example, the recent work by Greenland et al. 17 ,
Steger et al. 18 , Dohnalová, Gregorkiewicz, and Kůsová 19 , and references therein. Other quantum dot systems, such as ensembles of quantum dots, dopants, or colloidal quantum dots are beyond the scope of this article.
This article has the intention to provide a foothold for entrants in the field (e.g. starting graduate students) and elucidate mechanisms that need to be taken into account when designing and fabricating these devices in the solid state. It can be read back to front, and may also serve well to be read in an encyclopedic manner.
Criteria for carrier confinement of good quality in planar quantum dots are e.g. charge stability, long spin lifetimes, and the absence of unintentional quantum dots. Based on these aspects we will look at the heterostructure and its fabrication, and work out which effects are of importance.
To this end, we will first introduce the planar heterostructure, as a means of effecting quantum dots electrostatically in a semiconductor. We will then introduce the three heterostructures used in this work, based on the planar heterostructure. Then we will briefly discuss relevant layer growth techniques and heterostructure creation in general. Next, we will review the Si planar quantum dot heterostructure in its entirety, and identify key points in the heterostructure where effects might occur which are deleterious to quantum dot quality. Finally, we will take an in-depth look at the role of annealing and hydrogen in these heterostructures. In two directly related manuscripts written and submitted at the same time we use recipes from this cookbook to create depletion-mode quantum dots in intrinsic silicon 20 , and low-disorder silicon quantum dots defined with palladium gates 21 .
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I. THE ELECTROSTATICALLY DEFINED QUANTUM DOT HETEROSTRUCTURE
The general working principle of the planar quantum dot heterostructure closely resembles that of a MOSFET -in that the band structure of the semiconductor is manipulated electrostatically by local gate electrodes, which are separated electrically from the silicon underneath by an isolating layer. The electrodes control the flow of carriers in the device and shape the potential profile required for quantum dot formation. The lateral configuration of the electrodes determines the region where the potential can be manipulated, while the voltage applied to individual gate electrodes creates the electric field that can control the height of the potential. When the voltage applied to the gate electrodes is sufficient, the conduction band (CB) or valence band (VB) is pulled above or below the Fermi level so that states become available for transport, confining the carriers to a 2D carrier gas.
In order to measure conductance through the device, source and drain regions are created by doping and ohmic contacting. Implantation regions form source and drain reservoirs and can be ohmically contacted to measure conductance through the device. Figure 1 shows the ideal case of the resulting potential in the heterostructure profile, being two tunnel barriers and a quantum dot in the middle, for the applied voltages on the gate electrodes.
A. Fabrication strategy
All devices in this work are made using the same fabrication strategy: first, the "big" structures, down to approximately 2 micron resolution, are defined at wafer scale using photolithography. This entails the oxidation of Si to form SiO 2 , the formation of the implantation regions for the source and drain contacts, creation of the (high-quality) oxide, and the metallization of the electrodes which can be contacted later for measurement. Figure 1c shows the top view of the structures created in this process. Then, the smaller structures can be defined. Electron-beam lithography (EBL), followed by evaporation and lift-off is used to define the sub-micron gate electrodes. The device usually consists of more than one layer of electrodes, and therefore an insulating layer is needed for electrical separation of 
B. The ambipolar concept
The behavior of charge carriers in the valence and conduction-band is different, and both charge carriers have different properties. As an example, in bulk and at band-minimum, To explore this, ambipolar devices can be created where both holes and electrons can be used as charge carriers. 2, [23] [24] [25] [26] [27] The planar quantum dot design is easily modified to create p-and n-type implantation regions at either end of the device. Which carrier is used to transport charge is controlled by gating the intrinsic silicon ( Figure 2a) . A negative potential on the gate will pull the VB above the Fermi level, making hole states available for transport.
Conversely, applying a positive potential on the gate will push the CB below the Fermi level and make electron states available for transport. We call these modes of operation the hole and electron operation regime (Figure 2b ). The ability to transport either electrons or holes in the same crystalline environment allows for the probing of states close to either the CB or VB of the semiconductor, while discounting fabricational variations that would otherwise exist when measuring these effects from one device to the next.
C. Heterostructure variations
In this work, we will encounter three variations on the basic heterostructure discussed in section I. The different designs attempt to address several issues, which we will discuss later.
All heterostructures use SiO 2 as the first insulating layer. The first heterostructure (H1)
uses Al as the material for gate electrodes, based on the recipe introduced by Angus et al.
28
and can be seen in Figure 3 
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II. LAYER SYNTHESIS TECHNIQUES
For a well-defined electrochemical potential profile, it is essential to control the properties of the materials constituting a heterostructure. Here we will briefly touch on some aspects of these techniques, which we will relate in section III to how they might influence QD formation.
A. Physical vapor deposition
There are several methods of physical vapor deposition in common use today. 
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The second common technique, electron-beam evaporation, has several advantages in contrast to thermal evaporation, in that there is less danger of contamination by the crucible. Because for most materials the e-beam heats the sample locally, a small puddle is formed inside the target material. This puddle is thus only in contact with the same constituent material. Putting e-beam evaporation at a disadvantage however, is that X-rays are generated in the impact of the high-energy electrons with the target material. Possible damage to the substrate is therefore a concern. Grain size in this system is also controlled by the substrate temperature. Exploiting this, it has been shown for Al that cooling of the substrate can greatly improve the grain size of the thin film. the low temperatures at which the process can be used, precise control over film thickness, and conformal coverage of the resulting film. In this work ALD is used for the growth of
In general two precursor gases are used, which react in two separate steps as described in reaction equations 1, 2.
The simplified reaction equations as given in equation 2 bely some more complicated reactions that can take place, as the use of H 2 O as a precursor gas has been shown to create hydrogen as a reaction by-product in the ALD-cycle. 34 This causes ALD-grown Al 2 O 3 to have hydrogen content at 2-3 at.%. Experiments with deuterated water as a precursor show deuterium diffusing from the Al 2 O 3 film toward the Si interface at annealing temperatures of 400
• C, where dangling bonds are passivated and lead to a lower density of interface states
The growth temperature of the Al 2 O 3 determines the density of the oxide. The hydrogen content will be shown to have an important consequence later on in section IV.
B. SiO 2 growth
The growth of SiO 2 can be accomplished by simply introducing an oxidant to silicon at high temperature. The oxidant diffuses through the silicon and oxidizes the silicon from the top up to the desired depth.
Wet oxidation is generally used to create thick, but qualitatively poor, oxides at a rate of 400 nm/h at 1000
• C and takes place by introducing H 2 O as the oxidant. Dry oxidation occurs in O 2 -containing ambient and oxidizes the silicon at rates far slower than for wet oxidation (< 100 nm/hr). The latter process yields a denser oxide with fewer defects and higher breakthrough voltages.
Oxygen, introduced at high temperature, will oxidize the top layer of the silicon first. The newly created oxide takes up more volume than was occupied by silicon before oxidation.
This decrease in density allows more oxygen to penetrate deeper into the silicon, and oxidizes at the newly formed Si/SiO 2 interface. The process continues and the Si/SiO 2 oxidation front progresses further down into the substrate. Because of the increase in volume, taking place at 900
• C, the silicon lattice will be uniformly stressed by the SiO 2 .
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The Deal-Grove model describes the oxidation reaction as occurring at the Si/SiO 2 oxidation front. It describes the diffusion of the oxidant through the already formed oxide in terms of concentration differences, for which the model assumes steady-state conditions.
Discrepancies of the Deal-Grove model for thin oxides have led to new insights and it has been shown that a more complete model involving Si emission from the surface describes thin oxides better. 36, 37 The quality of the oxide can be further improved by the addition of chlorine-containing gas during oxidation. The reduction of atomic silicon emission from the silicon by the chlorine is most likely responsible for this.
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It is important to note that the oxidation process is not isotropic. Should thermal oxidation start at a surface that is made atomically flat; that flatness would not propagate to the Si/SiO 2 interface under normal conditions. Furthermore the conditions for oxidation lead to a wide array of interface morphologies [39] [40] [41] . One possible solution for this might be a new technique using a microwave-excited high-density plasma with low electron temperature 42, 43 .
The free radicals created in this process have been shown to lead to a more abrupt Si/SiO 2 interface and to preserve the atomically flat nature of as-prepared wafers. 44 The nature of this interface has not been fully explored yet, save for theoretical studies that suggest a phase of atomically flat, and stable SiO 2 can exist.
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III. DEFECTS IN QUANTUM DOT HETEROSTRUCTURES
As mentioned previously, the fragile nature of quantum states means that many effects which do not affect mesoscopic devices, play a big role in nanodevices.
We identify roughly three categories for heterostructures. These categories will serve as rough guides to determine where effects occur in heterostructures, which in turn might influence design considerations. The first category consists of the inherent material properties of the constituents of the heterostructure. These are mainly determined by the initial growth process, but can also be influenced during processing. The second category concerns inter-faces, which can manifest a-priori unexpected phenomena. This is a broad and active area of research unto itself which has garnered interest due to its fundamental physical concepts involving e.g. the breaking of symmetries.
The third are morphological effects. We can think e.g. of the morphology of the gate layout intended to form intentional quantum dots. However, there are many more unforeseen morphological effects which can occur and must be considered.
We will look at these categories, guided by the three main heterostructures used in this work, as introduced in section I C.
A. Materials
We will start by examining the basic building blocks of heterostructures, their materials.
It is the intrinsic material properties of silicon that make it a highly valued candidate for quantum computing. Let us briefly review what material properties influence the formation of our quantum dots.
High-quality oxide
The creation of an inversion layer in silicon requires the application of a voltage to electrodes typically separated from the silicon by only a few tens of nanometers of oxide. The electric fields over this short distance are thus large, and on the order of MV/cm. The oxide should be able to withstand these high voltages and avoid pinhole defects that occur when reaching the so-called breakthrough voltage.
For all three heterostructures in this work, the process for creating a high-quality oxide is the same. The addition of chlorine during growth improves our breakthrough voltage of the oxide. Without it, significantly smaller breakthrough voltages were observed after dopant activation in a rapid thermal annealing process (RTA).
Damage incurred by processing
However perfect the material grown during a process step, it is possible that high-energy processes during further processing of the heterostructure cause damage. The thermal budget is a common indicator used to signify the maximum allowed thermal load before a device 11 will be too damaged. Process damage manifesting as an increase in defect density is also known to occur when using electron-beam evaporation 46 . This is most likely caused by the X-rays generated during the evaporation process. Another defect known to be generated by high-energy radiation is the E defect in SiO 2 47 .
Thus far, little research has been done on the damage electron beam lithography can cause in heterostructures. It is however reasonable to expect that the high-energy electrons (as high as 100 keV) do interact with the materials in the heterostructure. It was shown recently that shallow defects can result from exposure to EBL. The resultant degraded mobility could be recovered to a great degree by annealing in forming gas (5% H 2 , 435
• C) for 25 min. All heterostructures in this work have been exposed to EBL processes at energies of typically 20 to 28 keV.
Dewetting
Dewetting is the breaking of continuity of an initially continuous film caused by differences 1.
2.
3. and thus the sum equals twice the original. At the interface region between (2) and (3) the convex/concave shape is reminiscent of the classical meniscus in e.g. water, indicating energy minimization caused by surface tension. 51 This can also be observed on both sides of the electrode at (3).
Properties of Al at elevated temperatures
At elevated temperature other effects concerning Al can arise. It has been reported that AlO x hillocks are created when exposing Al on Al 2 O 3 to a high temperature step of 600
• C 52,53 . The spiking of Al through 1.5 nm of SiO 2 has also been reported for annealing temperature of 300
• C. 54 Furthermore, void formation by stress release of Al at temperatures 13 of 300 to 500 • C has been reported.
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B. Interfaces
To fully characterize the heterostructure, the interfaces between the constituent materials have to be considered. The physics of interfaces is a broad field with many interesting topics.
There are many examples where the discontinuity at the interface between two materials can lead to interesting physics, such as Rashba-type spin-orbit coupling 56 , or a finite conductivity at the interface between the two insulators LaAlO/SrTiO 3 57 .
The three heterostructures studied in this work have many interfaces, starting from the Si/SiO 2 to the metal/oxide interface. Naturally, the addition of an extra layer of material also introduces an additional interface where effects might occur.
The Si/SiO 2 interface
The first interface we will consider is the Si/SiO 2 interface, where a transition from crystalline Si to an amorphous matrix of SiO 2 breaks continuity and translational symmetry.
At an atomic scale, the crystalline Si and amorphous SiO 2 are incommensurable, save for some theorized phases of SiO 2 that would give an abrupt interface.
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The Si/SiO 2 interface has been extensively studied in the context of MOSFET technology.
The focus here has primarily been on defects. One of the most studied defects at this interface is the paramagnetic P b center 59-61 which is linked to surface charges, decreased mobility, and the negative-bias temperature instability (NBTI) effect 62, 63 . For quantum computation, P b centers have been used in coherent manipulation of spin-dependent chargecarrier recombination of phosphorus donors 64 . Additionally, the coherence times of these phosphorous donors have been shown to be adversely affected in proximity to P b centers.
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Defects at the interface have also been associated with random telegraph signals at low temperatures and characterized by means of single-electron spin resonance 66,67 and magneticfield dependent measurements 68 .
a. P b centers, E centers It is useful to categorize traps of influence at the Si/SiO 2 oxide interface by distance to the interface. We can discern, in order of increasing distance, interface traps, border traps, and oxide traps (Figure 6b ). The two most prevalent defects are P b centers, which is an interface trap, and E centers, which are typically classified as border traps or oxide traps.
The P b center is in essence a Si atom with a dangling bond that has formed due to the incommensurability of the crystalline Si and the amorphous SiO 2 . Two types of P b center can be further distinguished for Si (100). The P b0 center is backbonded to two Si atoms and one oxygen atom, while the P b1 center is backbonded to three Si atoms. The corresponding atomic configurations can be seen in Figure 6 . For the P b0 center, the density of interface states D it in the gap has been measured in capacitance-voltage (CV) and electron paramagnetic resonance measurements (EPR) to be amphoteric in nature with its maxima at 0.25 and 0.85 eV above the valence band 69 .
The second common defect is the E center. This defect in SiO 2 is a binary structure: an oxygen vacancy with unpaired Si spin on one side, O 3 ---Si and a stripped positively charged + Si ---O 3 on the other side. The E center is a common occurrence in thermal oxide and is a possible source of oxide fixed-charge. 70 It is characterized as a border trap, situated farther in the oxide than the P b center.
The presence of these defects plays a significant part in the formation of quantum dots, and can prevent quantum dot formation distorting the confinement potential and providing additional levels for tunneling. 71 Elimination of defects, such as the P b center, is commonly achieved through chemical passivation by introducing hydrogen in an annealing process.
This process reduces the dangling bond spatial density from order 10 13 cm −2 to 10 10 cm −2
and improves numerous parameters related to MOSFET-like transistor operation. It has also been shown to improve parameters related to quantum dot formation 28, 72 .
In order to create quantum dots reliably, it is thus necessary to perform this annealing step. For the heterostructures H1-H3 used in this work, the following applies:
• For H1, there is no passivation/annealing step. Annealing using a standard forming gas anneal of H 2 /N 2 in this architecture was not possible due to dewetting, which is described in detail in section III A 3. The lack of annealing leads to single-hole tunneling through charge defects located underneath barriers in all cases 71 .
• Heterostructure H2 introduces ALD-grown Al 2 O 3 layers. The covering Al 2 O 3 layer allows for annealing without dewetting, because it caps the entire structure and contains hydrogen as described in section II. This process is shown to reduce charge defects to a substantial degree 28, 73 .
• Heterostructure H3 should show no appreciable difference at the Si/SiO 2 interface from H2, since only the gate-electrode material has been altered. There is the outside chance that the presence of Al improves annealing characteristics, in a process commonly known as alnealing. b. Atomically flat/rough silicon As discussed in section II B, the interface between silicon and SiO 2 is not expected to be atomically flat but rather have a finite roughness. This is further exacerbated by the etching of silicon by BHF before high-quality oxide growth, which is known to roughen the surface and leave Si{110} faceted nanoscale hillocks on the Si surface. 74 For all architectures in this work, this interface has been prepared in the same manner, and is expected not to be atomically flat. interface is, would be a good candidate for improvement of quantum dot properties. As a means for spin-manipulation, the use of atomic steps has also been suggested.
Obtaining atomically flat silicon is possible by using using low-energy ion sputtering and a subsequent temperature step at 700
• C. 77 Another method shown to work is to anneal the Si in ultrapure argon at 900 To create the oxide/metal interface, metal is deposited by thermal or e-beam evaporation after lithography. In this process, the hot metal vapor is deposited on the colder substrate and interacts with said substrate. Ideally, the metal bonds to the substrate and adheres well enough to survive further process steps, such as lift-off. Should adhesion be a problem for the materials involved, an intermediate adhesion layer of a different material can be grown.
These sticking layers are generally made of small radius atoms, such as Ti.
Our MOS heterostructures are always dealing with metal/oxide interfaces. Before we continue let us briefly consider the stability of phases in compounds consisting of more than two constituent atoms. In our case we are dealing with the oxide and the metal. For the SiO 2 /Al interface e.g. we are dealing with the three atomic species Si, Al, and O. Given these three atomic species, the most stable compound is dictated by their Gibbs free energies.
The energies of the phases of various materials can be read out from an Ellingham diagram, which tabulates the Gibbs free energy versus temperature.
Given the mixture of Si, Al, and O for H1 at the metal/oxide interface, and the Gibbs free To explore the interfaces, we will now evaluate all three heterostructures on the basis of transmission electron microscopy (TEM) studies in Fig. 8b . 
C. Morphology
In the end, quantum dot formation will be determined by the shape, size, and layout of the gate electrodes. Therefore, as a final category we will discuss the morphology of the heterostructure. We will discuss effects related to the morphology of the heterostructure.
The shape of the structures as they interact with temperature and electric field, change the potential landscape that influences quantum dot formation.
Thermally induced non-uniform strain
Strain is an important parameter in MOSFETs and has been used to manipulate mobility for better performance in e.g. finFETs 81, 82 . Recently it has come to light that the morphology of the gate structure, together with differing thermal expansion coefficients, can lead to local strain in the heterostructure.
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The argument for this is as follows. Measurement of quantum dot devices is nearly always done at cryogenic temperatures. The expansion coefficient of each material is different, and thus each material contracts at a different rate. The resulting situation for a simple case of a metal gate electrode on a semiconductor material is sketched in Figure 1 of Ref. 35 . At room temperature the materials can be considered nearly stress free, however when cooling down to cryogenic temperatures the metal will contract more than the substrate, causing compressive strain in the substrate. The strain modulates the CB/VB on both ends of the metal gate, effecting a change in potential at these locations. The created potential confines carriers, and an unwanted quantum dot is created. Mitigating this effect, should one chose to, can be achieved by choosing metals with an expansion coefficient comparable to the substrate. In the case of Si, poly-Si would be ideal. Alternatively, the distance to the substrate by adding more layers in between electrode and substrate could be increased.
This would allow more relaxation of stress.
Let us again evaluate the consequences of this effect in our three heterostructures. Heterostructure 1 utilizes Al as a gate electrode material, which has one of the biggest thermal expansion coefficients. It is separated from the Si by only 8 nm of SiO 2 . One can thus expect that the effect will be biggest in this heterostructure.
Because the gate electrode layer is separated by an additional Al 2 O 3 layer in heterostructure 2, it is expected that strain is relieved more before reaching the Si. As discussed, mitigating the effect can also be accomplished by changing the electrode material. Pd has an expansion coefficient nearly twice as small as Al. It is expected that among the three heterostructures, H3 has the least local strain, firstly because the gate-electrode/Si separation increases by the Al 2 O 3 layer and secondly it uses Pd as an electrode material.
Unintentional dielectric dots
Another morphology effect, concerns the interaction with the electric field, and is also related to the formation of unintentional quantum dots.
In all heterostructures the first electrode layer is separated by a dielectric from the second electrode layer. This has the consequence that, when applying a voltage to the second covering electrode layer, the electric field gradient is smaller because it has to traverse more dielectric. This results in a potential that is slightly different at the sides of the first layer electrode. 
Grains in aluminum
As discussed in section II, when evaporating thin films of metal an important parameter is the grain size of the resulting polycrystalline film. Especially when, in evaporating laterally constricted electrodes, the grain size becomes comparable to the width of the defined electrodes. This will result in an edge of the film which is rough along the line definition.
An example of this for Al is given in Figure 11b . As in all other mechanisms described previously, the resulting potential will thus also be rough. It has been shown that roughness can lead to localization of a quantum dot 83 . Another mechanism which could be conceived is that the differently oriented strain in separate grains could modulate the electrochemical potential via the thermally induced strain mechanism described previously. This is schematically depicted in Figure 11a .
IV. THE ANNEALING PROCESS
Elimination and passivation of defects at the Si/SiO 2 interface is commonly achieved by annealing in a H 2 /N 2 environment.
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The passivation process for P b centers is governed, in the naive case, by
with associated activation energies E a = 1.5(4) eV and E d = 2.83(3) eV 84 . The rates of passivation k a and depassivation and k d are determined by temperature, through the Arrhenius expression k ∝ e −Ea/RT . The rates of the passivation and depassivation reaction lead to an equilibrium of the defect density. There is thus an optimum temperature at which the passivation process is most effective.
In this work we use ALD-grown Al 2 O 3 to passivate our heterostructure. The process is done in two steps, with the growth of Al 2 O 3 taking place at T dep , and a separate annealing step done at T ann .
The existence of hydrogen in ALD-grown oxide was shown through the use of deuterated water as a precursor. 34 Studying the depth profile of the deuterium, it was determined that the concentration in the Al 2 O 3 was reduced, while the content of deuterium in the SiO 2 and at the Si/SiO 2 interface showed a sharp increase, indicating the deuterium was being consumed in a passivation process.
The degree of passivation is determined by two factors. The first is the oxide growth temperature T dep , which determines the density of the oxide, and its hydrogen content. The optimum T dep for passivation is reached when the effusion of hydrogen, controlled by the density of the oxide, is minimized, while the amount of hydrogen present is kept sufficient to passivate all dangling bonds in the annealing step that follows.
The second factor controlling the degree of passivation is the annealing temperature T ann . Besides determining the final equilibrium defect density, T ann also determines how quickly this is reached. The best annealing temperature was previously determined to be 400
• C 85 . Using this process, defect densities as low as 1 × 10 11 cm −2 have been reported.
86
The activation energy for passivation has been shown for ALD-grown Al 2 O 3 to be E a = 1.2(5) eV.
The ambipolar design of our heterostructures allows us to illustrate this process and its effects quite nicely in the effects on the threshold voltages V Th . Figure 12 It can be seen that V Th is reduced for both the hole and electron-operation regime after annealing. The absolute voltage decrease of V Th between the hole and electron-regime is related to the decrease in P b centers, which are amphoteric defects capable of storing both negative and positive charge. The layer of P b centers can thus be seen as an extra capacitor in series with the dielectric. 
V. DISCUSSION AND CONCLUSION
We have reviewed the many effects that can occur in heterostructures relating to quantum dot formation, and have identified effects pertaining to three categories: Materials, interfaces and morphology.
The planar quantum dot architecture first introduced by Angus et al. 28 (H1) has been very successful. 8, 87 Further optimization and expansion of this approach therefore bodes very well for the future. We have identified several areas where improvements can be made.
Firstly, we have observed that the ability to passivate defects at the Si/SiO 2 interface through annealing hinges primarily on the prevention of dewetting at higher temperatures.
In this way, introduction of an ALD-grown Al 2 O 3 layer (H2) improves upon the Angus design. This kills two birds with one stone as it prevents dewetting, and enables the annealing of defects using (at least) the hydrogen present inside the grown film.
Unexpectedly however, an increase of the oxide layer directly beneath the Al electrode is observed. We postulate this might be due to an enhanced solubility of Al as compared to
Si, or an oxygen diffusion process, which would be more efficient in Al 2 O 3 . The ability to anneal these devices now allows very well defined quantum dots up to 180 nm in length 73 .
Supplanting Al by Pd as the electrode material in H3 prevents the formation of an interfacial layer between the Pd and the Al 2 O 3 , as can been seen in TEM images. Pd would reduce temperature-induced strain, since its expansion coefficient is less than that of Al. It is unclear how and if the polycrystalline nature of Pd differs from Al, which could play a role in strain-related unintentional quantum dots. We have measured many devices with Pd gates, resulting in reproducible low-disorder quantum dots 21 .
A remaining issue is the fixed-charge present in the ALD-grown Al 2 O 3 . This can be a nuisance for quantum dot formation, since it induces a 2DHG, even in areas where no electrodes are present. It can however also be used in creating depletion dots 20 .
Further optimization might include material such as poly-Si or TiN as an electrode material, which are amorphous materials, and therefore either have a non-uniform or reduced temperature-induced strain. The creation of an abrupt, atomically flat Si/SiO 2 interface could also improve the reliability of quantum dot formation.
